

# 54/74198

## 8-BIT R/L SHIFT REGISTER


**DESCRIPTION** — The '198 features synchronous parallel load, hold, shift right and shift left modes, as determined by the Select ( $S_0, S_1$ ) inputs. State changes are initiated by the rising edge of the clock. An asynchronous Master Reset ( $\overline{MR}$ ) input overrides all other inputs and clears the register. The '198 is useful for serial-serial, serial-parallel, parallel-serial and parallel-parallel register transfers.

- PARALLEL IN/PARALLEL OUT
- SYNCHRONOUS PARALLEL LOAD
- SHIFT RIGHT AND SHIFT LEFT CAPABILITY
- ASYNCHRONOUS OVERRIDING CLEAR

**ORDERING CODE:** See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0\text{ V} \pm 5\%$ , $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = +5.0\text{ V} \pm 10\%$ , $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	
Plastic DIP (P)	A	74198PC		9N
Ceramic DIP (D)	A	74198DC	54198DM	6N
Flatpak (F)	A	74198FC	54198FM	4M

### CONNECTION DIAGRAM PINOUT A




4

**INPUT LOADING/FAN-OUT:** See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
$S_0, S_1$	Mode Select Inputs	1.0/1.0
$P_0 - P_7$	Parallel Data Inputs	1.0/1.0
DSR	Serial Data Input (Shift Right)	1.0/1.0
DsL	Serial Data Input (Shift Left)	1.0/1.0
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0
$\overline{MR}$	Asynchronous Master Reset Input (Active LOW)	1.0/1.0
$Q_0 - Q_7$	Flip-flop Outputs	20/10

#### LOGIC SYMBOL:



**FUNCTIONAL DESCRIPTION** — The '198 contains eight edge-triggered D-type flip-flops and the interstage gating required to perform synchronous parallel load, shift right, and shift left operations. Serial data enters at D<sub>SR</sub> for shift right and at D<sub>SL</sub> for shift left operations. Parallel data is applied to the P<sub>0</sub> — P<sub>7</sub> inputs. State changes are initiated by the rising edge of the clock. The D<sub>SR</sub>, D<sub>SL</sub> and P<sub>0</sub> — P<sub>7</sub> inputs can change when the clock is in either state, provided only that the recommended setup and hold times are observed.


The operating mode is determined by S<sub>0</sub> and S<sub>1</sub>, as shown in the Mode Select Table. Clocking of the flip-flops is inhibited when both S<sub>0</sub> and S<sub>1</sub> are LOW. To avoid inadvertently clocking the register, the Select inputs should only be changed while CP is HIGH. A LOW signal on MR overrides all other inputs and forces the outputs LOW.

**MODE SELECT TABLE**

INPUTS				RESPONSE
MR	CP	S <sub>0</sub> *	S <sub>1</sub> *	
L	X	X	X	Asynchronous Reset; Outputs = LOW
H	↗	H	H	Parallel Load; P <sub>n</sub> → Q <sub>n</sub>
H	↗	L	H	Shift Right; D <sub>SR</sub> → Q <sub>0</sub> , Q <sub>0</sub> → Q <sub>1</sub> , etc.
H	↗	H	L	Shift Left; D <sub>SL</sub> → Q <sub>7</sub> , Q <sub>7</sub> → Q <sub>6</sub> , etc.
H	X	L	L	Hold

\*Select inputs should be changed only while CP is HIGH  
H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial

**LOGIC DIAGRAM**



**DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE** (unless otherwise specified)

SYMBOL	PARAMETER	54/74		UNITS	CONDITIONS
		Min	Max		
I <sub>CC</sub>	Power Supply Current	XC	116	mA	V <sub>CC</sub> = Max; S <sub>0</sub> , S <sub>1</sub> = 4.5 V CP = $\bar{J}$ ; $\overline{MR}$ , P <sub>n</sub> = Gnd
		XM	104		

**AC CHARACTERISTICS:** V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25° C (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74		UNITS	CONDITIONS
		C <sub>L</sub> = 15 pF R <sub>L</sub> = 400 Ω			
		Min	Max		
f <sub>max</sub>	Maximum Shift Frequency	25		MHz	Figs. 3-1, 3-8
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to Q <sub>n</sub>	26 30		ns	Figs. 3-1, 3-8
t <sub>PHL</sub>	Propagation Delay $\overline{MR}$ to Q <sub>n</sub>	35		ns	Figs. 3-1, 3-16

4

**AC OPERATING REQUIREMENTS:** V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25° C

SYMBOL	PARAMETER	54/74		UNITS	CONDITIONS	
		Min	Max			
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW P <sub>n</sub> , D <sub>SL</sub> , D <sub>SR</sub> to CP	20 20		ns	Fig. 3-6	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW P <sub>n</sub> , D <sub>SL</sub> , D <sub>SR</sub> to CP	0 0				
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW S <sub>0</sub> or S <sub>1</sub> to CP	30 30				
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW S <sub>0</sub> or S <sub>1</sub> to CP	0 0				
t <sub>w</sub> (H)	CP Pulse Width HIGH	20		ns		Fig. 3-8
t <sub>w</sub> (L)	$\overline{MR}$ Pulse Width LOW	20		ns		Fig. 3-16